Odin II - An Open-source Verilog HDL Synthesis Tool for CAD Research

Peter Jamieson*, Kenneth B. Kent†, Farnaz Gharibian‡, and Lesley Shannon‡

*Miami U.
†UNB
‡Simon Fraser
For sale!

Verilog HDL Synthesis Tool !!!
### Important Information

#### Annual Percentage Rate (APR) for Purchases
- APR: 6% (6.00%) by law as of May 2, 2009.
- For the standard APR, 10.999% variable.
- For the promotional APR, 0.000% variable.

#### Other APRs
- Balance Transfers: 15%, with the lowest APR of 6% after May 2, 2009.
- Cash Advances: 19.999% variable.
- Default Rate: Up to 30.00% variable for billing periods ending on or after May 1, 2009, up to 29.999% variable for billing periods ending on or after May 1, 2009.

#### Variable Rate Information
- The standard APR for any new purchase may be changed monthly and equals the Prime Rate + 3.75%. The cash advance APR may be changed monthly and equals the Prime Rate + 13.75%. For additional terms and conditions, please refer to the account agreement and/or the online account agreement.

#### Grace Period for Payment of the Balance in Full
- At least 25 days when you pay your balance in full each month.

#### Method of Computing the Balance in Full
- Average Daily Balance (including new purchases).

#### Foreign-Currency Transaction Fee
- None for billing periods ending on or before May 1, 2009. 3% of the U.S. dollar amount of the transaction for billing periods ending after May 1, 2009.

#### Annual Fee Plus
- Minimum Due: $15
- Minimum Transaction: $15
- Balance Transfer Transaction Fee: 3% for each balance transfer transaction, under the offer.
- Cash Advance Transaction Fee: 3% for each cash advance, with a minimum of $15.
- Late Fee: $15 or the amount due, whichever is less.$18 or the minimum payment due, whichever is less, or $5 if the minimum payment due is $15 or less.

#### Note
- This law, which helps to prevent fraud and reduce the potential for loss due to identity theft, may affect the way in which you are notified of transactions that are not processed as authorized.

### Fees
- Balance Transfers: 3%
- Cash Advances: 3%
- Late Charges: $15 or the amount due, whichever is less.
- Overlimit Fee: 3%

#### APRs
- The APR is the interest rate that varies according to changes in an index. Your APR is determined by the type of transaction made, the amount of money that is borrowed, or the balance that is carried on your account.

#### Important Information
- Minimum Payment Due: $15 or the amount due, whichever is less.
- Late Fee: $15 or the amount due, whichever is less.
- Overlimit Fee: 3%

#### Note
- This law, which helps to prevent fraud and reduce the potential for loss due to identity theft, may affect the way in which you are notified of transactions that are not processed as authorized.

---

**To view the full document, please visit the source link provided.**
Verilog HDL Synthesis

Reworked data structures

Plugs into VPR 5.0 flow

Partial coverage of synthesizable Verilog language

Front-end Parser

Read in downflow netlists
Academic Open-source
Optimize RTL

INPUT - HDL Design

Parse

Elaborate

Optimize RTL

Partial Mapping

Identify → Bind

OUTPUT - Flat Netlist
always @(posedge clk)
begin
    a <= a + b & 2'b10;
end
always @(posedge clk) begin
  a <= a + b & 2'b10;
end
Optimize RTL

INPUT - HDL Design
  Parse
  Elaborate
  Optimize RTL

Partial Mapping
  Identify
  Bind

OUTPUT - Flat Netlist

INPUT - Architecture Description

Pin & NET

Pin & NET

Pin & NET

Pin & NET

Pin & NET

Pin & NET

Pin & NET

Input: clk
Optimize RTL

OUTPUT - Flat Netlist

INPUT - HDL Design
  Parse
  Elaborate
  Optimize RTL
  Partial Mapping
    Identify
    Bind

INPUT - Architecture Description

http://www.gettyimages.com/detail/3312-000063/Photonica - Dan Holmberg
Technology-Independent Logic Optimization and Technology-dependent mapping (ABC)

Packing
- Register packing
- Clustering (T-VPACK)

I/O FILE – VPR .net Format
What do you want?